Search

Your search returned 6 results.

Results
		No cover image available Scaling and optimization of CMOS technologies for logic and non-volatile memory applications (R) by Mohapatra, Nihar Ranjan [Author] \| Ramgopal Rao, V [Supervisor] \| Desai, Madhav P [Supervisor] \| Indian Institute of Technology Bombay. Department of Electrical Engineering. Language: English Publication details: Bombay IIT 2003Dissertation note: Thesis Ph.D Indian Institute of Technology Bombay. Department of Electrical Engineering 2003 Availability: Items available for reference: Not for loan (1) Call number: 043:621.372:621.382 Moh. Add to cart (remove)
		No cover image available Evaluation of DTMOS as a solution to the voltage scaling problem : a circuit performance perspective (R) by Bulusu, Anand [Author] \| Desai, Madhav P [Supervisor] \| Indian Institute of Technology Bombay Department of Electrical Engineering. Language: English Publication details: Bombay IIT 2006Dissertation note: Thesis Ph.D Indian Institute of Technology Bombay. Department of Electrical Engineering 2006 Availability: Items available for reference: Not for loan (1) Call number: 043:621.382 Bul. Add to cart (remove)
		No cover image available Fast DC analyzer and its application to combinatorial optimization problems (R) by Trivedi, Gaurav [Author] \| Narayanan, H [Supervisor] \| Desai, Madhav P [Supervisor] \| Indian Institute of Technology Bombay Department of Electrical Engineering. Language: English Publication details: Bombay ; IIT ; 2006Dissertation note: Thesis Ph.D Indian Institute of Technology Bombay. Department of Electrical Engineering 2008 Availability: Items available for reference: Not for loan (1) Call number: 043:621.372:519.3 Tri. Add to cart (remove)
		No cover image available Standardization of interconnects : towards an interconnect library in VLSI design (R) by Vani Prasad, P [Author] \| Desai, Madhav P [Supervisor] \| Indian Institute of Technology Bombay Department of Electrical Engineering. Language: English Publication details: Bombay ; IIT ; 2006Dissertation note: Thesis Ph.D Indian Institute of Technology Bombay. Department of Electrical Engineering 2008 Availability: Items available for reference: Not for loan (1) Call number: 043:621.372:621.382(083.7) Van. Add to cart (remove)
		No cover image available Continuous-space embedding approach to discrete-parameter optimization of multi-core systems (R) by Karanjkar, Neha V [Author] \| Desai, Madhav P [Supervisor] \| Indian Institute of Technology Bombay. Department of Electrical Engineering. Language: English Publication details: Mumbai IIT 2017Dissertation note: Thesis Ph.D. Indian Institute of Technology Bombay. Department of Electrical Engineering 2017 Availability: Items available for reference: Not for loan (1) Call number: 043:621.391:681.3.06 Kar. Add to cart (remove)
		No cover image available On the likelihood of multiple errors in logic circuits due to neutron strikes : a circuit and layout perspective (R) by Nanditha Rao, P [Author] \| Desai, Madhav P [Supervisor] \| Indian Institute of Technology Bombay. Department of Electrical Engineering. Language: English Publication details: Mumbai IIT 2017Dissertation note: Thesis Ph.D. Indian Institute of Technology Bombay. Department of Electrical Engineering 2017 Availability: Items available for reference: Not for loan (1) Call number: 043:621.382.3 Nan. Add to cart (remove)

Powered by Koha