Implementation of parallel algorithms for boolean logic minimization (R)

By: Sapre, PrajaktaContributor(s): Vijayakumaran, SaravananLanguage: English Series: Publication details: Mumbai ; IIT ; 2013Edition: Description: iii,34 p; 30 cmISBN: Subject(s): Vijayakumaran, Saravanan | Theses and Dissertations | Switching circuits
Star ratings
    Average rating: 0.0 (0 votes)
Holdings
Item type Current library Call number Status Notes Date due Barcode Item holds
Theses and Dissertations Theses and Dissertations Central Library, IITB
043:621.374.32:681.3Sap Not for loan D04A08 234505
Total holds: 0

There are no comments on this title.

to post a comment.
Share

Powered by Koha