Search

Your search returned 7 results.

Results
		No cover image available Metal nanaocrystals for flash memory and contact resistance application (R) by Sadana, Sunny \| Ganguly, Udayan and Lodha, Saurabh. Series: Edition: Language: English Publication details: Mumbai ; IIT ; 2011Availability: Items available for reference: Not for loan (1) Call number: 043:621.382:681.3.07Sad. Add to cart (remove)
		No cover image available Low resistance contacts to germanium for future CMOS technologies (R) by Vuddanti Pavan Kishore \| Lodha, Saurabh. Series: Edition: Language: English Publication details: Mumbai ; IIT ; 2012Availability: Items available for reference: Not for loan (1) Call number: 043:621.316.5Vud. Add to cart (remove)
		No cover image available Low work-function metal germanides for germanium CMOS applications (R) by Agarwal, Nitai \| Lodha, Saurabh. Series: Edition: Language: English Publication details: Mumbai ; IIT ; 2012Availability: Items available for reference: Not for loan (1) Call number: 043:621.382Aga. Add to cart (remove)
		No cover image available High performance Ge junctions enabled by Cold/Hot ion implantation for beyond 22nm CMOS (R) by Swarnkar, Prashant \| Lodha, Saurabh. Series: Edition: Language: English Publication details: Mumbai ; IIT ; 2013Availability: Items available for reference: Not for loan (1) Call number: 043:621.382Swa. Add to cart (remove)
		No cover image available Interlayer gate dielectrics for Germanium MOSFETs (R) by Chaudhuri, Krishnakali \| Lodha, Saurabh Vijaykumar. Series: Edition: Language: English Publication details: Mumbai ; IIT ; 2013Availability: Items available for reference: Not for loan (1) Call number: 043:621.382.3Cha. Add to cart (remove)
		No cover image available Modeling and simulation of MOS structures (R) by Sindhu, Hari \| Ganguly, Swaroop and Lodha, Saurabh. Series: Edition: Language: English Publication details: Mumbai ; IIT ; 2013Availability: Items available for reference: Not for loan (1) Call number: 043:621.382Sin. Add to cart (remove)
		No cover image available Gate stack and junction engineering for high performance ge MOSFETs (R) by Bhatt, Piyush Navinchandra [Author] \| Lodha, Saurabh [Supervisor] \| Ganguly, Udayan [Supervisor] \| Indian Institute of Technology Bombay Department of Electrical Engineering. Language: English Publication details: Bombay ; IIT ; 2016Dissertation note: Thesis Ph.D Indian Institute of Technology Bombay. Department of Electrical Engineering 2016 Availability: Items available for reference: Not for loan (1) Call number: 043:621.382.3 Bha. Add to cart (remove)

Powered by Koha