Design of low-overhead ethernet channel for FPGA (R)

By: Joshi, Arjun VContributor(s): Patkar, SachinLanguage: English Series: Publication details: Mumbai ; IIT ; 2013Edition: Description: viii,68 p; 30 cmISBN: Subject(s): Patkar, Sachin | Theses and Dissertations | Field programmable gate arrays , Ethernet(Local area network system)
Star ratings
    Average rating: 0.0 (0 votes)
Holdings
Item type Current library Call number Status Notes Date due Barcode Item holds
Theses and Dissertations Theses and Dissertations Central Library, IITB
043:621.372:621.382Jos Not for loan D04A07 234603
Total holds: 0

There are no comments on this title.

to post a comment.
Share

Powered by Koha