Investigation of junction-less transistor (JLT) for CMOS scaling (R)

By: Gundapaneni, Suresh [Author]Contributor(s): Kottantharayil, Anil [Supervisor] | Ganguly, Swaroop [Supervisor]Language: English Publication details: Mumbai IIT 2012Description: xv, 128 p. 30 cmSubject(s): Junction transistors | Metal oxide semiconductors | Complementary | Metal oxide semiconductors field-effect transistorsDissertation note: Thesis Ph.D. Indian Institute of Technology Bombay. Department of Electrical Engineering 2012
Star ratings
    Average rating: 0.0 (0 votes)
Holdings
Item type Current library Call number Status Notes Date due Barcode Item holds
Theses and Dissertations Theses and Dissertations Central Library, IITB
Pamphlet Section (Theses, Standards, Reports) 		043:621.382.3 Gun Not for loan D08A29 233334
Total holds: 0

Thesis Ph.D. Indian Institute of Technology Bombay. Department of Electrical Engineering 2012

There are no comments on this title.

to post a comment.
Share

Powered by Koha