Bottom-up approaches for nano-scale CMOS scaling (R)

By: Roy, Urmimala [Author]Contributor(s): Rao, Ramgopal V [Supervisor] | Indian Institute of Technology Bombay. Department of Electrical EngineeringLanguage: English Publication details: Mumbai IIT 2009Description: ix, 41 p. 30 cmSubject(s): Microelectronics | Metal oxide semiconductors | Complementary | Nanostructured materials | Metal oxide semiconductor field-effect transistorsDissertation note: Thesis Ph.D. Indian Institute of Technology Bombay. Department of Electrical Engineering 2011
Star ratings
    Average rating: 0.0 (0 votes)
Holdings
Item type Current library Call number Status Notes Date due Barcode Item holds
Theses and Dissertations Theses and Dissertations Central Library, IITB
Pamphlet Section (Theses, Standards, Reports)
043:621.382:620.168.3 Kha Not for loan D08A29 230785
Theses and Dissertations Theses and Dissertations Central Library, IITB
043:621.382:620.168.3Roy Not for loan D03B28 224232
Total holds: 0

Thesis Ph.D. Indian Institute of Technology Bombay. Department of Electrical Engineering 2011

There are no comments on this title.

to post a comment.
Share

Powered by Koha