Asymmetric switch architecture (R)

By: Pynadath, PrakashContributor(s): Desai, Madhav P. and Manjunath, DLanguage: English Series: Publication details: Mumbai ; IIT ; 2001Edition: Description: viii,49 p; 29.5 cmISBN: Subject(s): Desai, Madhav P. and Manjunath, D | Theses and Dissertations | Packet switching (Data transmission) , Internet (Computer network)
Star ratings
    Average rating: 0.0 (0 votes)
Holdings
Item type Current library Call number Status Notes Date due Barcode Item holds
Theses and Dissertations Theses and Dissertations Central Library, IITB
043:621.391:681.327.8Pyn Not for loan D03B12 193470
Total holds: 0

There are no comments on this title.

to post a comment.
Share

Powered by Koha