Chip multiprocessor architecture : techniques to improve throughput and latency
Language: English Series: Synthesis lectures on computer architecture ; no.3Publication details: n.p. ; Morgan and Claypool Pub. ; 2007Edition: Description: viii,145 p; 23.5 cmISBN: 978-159-829-412-5Subject(s): | Computer Science and Engineering | MultiprocessorsItem type | Current library | Call number | Status | Notes | Date due | Barcode | Item holds |
---|---|---|---|---|---|---|---|
![]() |
Central Library, IITB | 681.326.32Olu | Available | G56B11 | 218967 |
Total holds: 0
There are no comments on this title.