Modelling and verification in structured integrated circuit design

Modelling and verification in structured integrated circuit design - - California California Institute of Technology 1980 - 258 p. - CIT TR 3642 : 1980 .







LCIT TR 3642 : 1980

Powered by Koha